The inverter is the most fundamental logic gate that performs a Boolean operation on a single input variable. In this paper, an optimal design of CMOS inverter using an improved version of particle swarm optimization technique called Craziness based Particle Swarm Optimization (CRPSO) is proposed. CRPSO is very simple in concept, easy to implement and computationally e cient algorithm with two main advantages: it has fast, nearglobal convergence, and it uses nearly robust control parameters. The performance of PSO depends on its control parameters and may be in uenced by premature convergence and stagnation problems. To overcome these problems the PSO algorithm has been modi ed to CRPSO in this paper and is used for CMOS inverter design. In birds' ocking or sh schooling, a bird or a sh often changes direction suddenly. In the proposed technique, the sudden change of velocity is modelled by a direction reversal factor associated with the previous velocity and a "craziness" velocity factor associated with another direction reversal factor. The second condition is introduced depending on a prede ned craziness probability to maintain the diversity of particles. The performance of CRPSO is compared with real code.gnetic algorithm (RGA), and conventional PSO reported in the recent literature. CRPSO based design results are also compared with the PSPICE based results. The simulation results show that the CRPSO is superior to the other algorithms for the examples considered and can be e ciently used for the CMOS inverter design.
Introduction
In digital VLSI domain, CMOS inverter design is considered to be a fundamental step as the design procedure of other complex digital integrated circuits is primarily based on the design procedure of CMOS inverter. Due to the comple.gowth in VLSI circuits, the task of optimal integrated circuit design by hand is very di cult. Evolutionary computation may be a competent implement for the automatic design of digital integrated circuits (IC) that has been one of the most challenging topics in VLSI design process. A CMOS-based integrated circuit is made up of NMOS and PMOS transistors, where the transistor geometries (i.e., channel length (L) and channel width (W)) and other necessary circuit component values are considered to be the design parameters. The values of the design parameters are to be found out such that the performances of the circuits are optimized.
Di erent evolutionary optimization techniques suitably used for di erent optimization problems are Genetic Algorithm (GA) which is instigated by the Darwin's "Survival of the Fittest" strategy [1] , swarm intelligence mimicked in particle swarm optimization (PSO) and its variants [2, 3] . Conventional PSO simulates the behaviour of bird ocking or sh schooling [2, [4] [5] [6] [7] [8] . GA is a probabilistic heuristic search optimization technique developed by Holland [9] . GA is applied for the optimal design of two dimensional recursive lters [10] and FIR log lters [11] . GA has also been used for the synthesis of passive analog circuits to get optimal values of R, L and C elements from a given set of speci cations [12] . VLSI circuit partitioning [13] , placement and area optimization of soft modules in VLSI oor plan stage [14] have been developed using GA.
PSO is an evolutionary algorithm developed by Eberhart et al. [15, 16] . PSO is very simple to implement and its convergence may be controlled by a few parameters. PSO was e ciently utilized in various application areas. Design of digital IIR lter using PSO has been suggested in [17] . PSO was chosen for the placement and routing of the eld programmable gate arrays (FPGA) to minimize the distances between Con gurable Logic Blocks (CLBs) [18] . PSO was adopted for image segmentation to estimate the parameters in the mixture density function for minimization of the square error between the density function and the actual histogram [19] . PSO was also applied for the synthesis of microstrip coupler and single shunt stub matching circuits [20] . Optimal design of analog circuits such as di erential ampli er with current mirror load and twostage operational ampli ers have been carried out using PSO algorithm in [21] .
The limitations of the conventional PSO are premature convergence and stagnation problem [22, 23] . To overcome these problems, the PSO algorithm is modi ed by some signum factors and a "Craziness" factor and called as craziness based PSO (CRPSO). CRPSO is a near-global search algorithm initiated from PSO; it mimics the particle behaviours of a swarm in a very close manner. CRPSO adopts the special features such as abrupt change of velocity; a craziness factor; and change of direction of ying towards an apparently non-promising area of food depending upon particle's mood. These features enhance the usefulness of this algorithm. CRPSO has been applied for the optimal design of linear phase FIR high pass lter [7] , FIR band stop lter [3] and IIR lter [24] .
Fall time (t f ) of the output voltage of CMOS inverter is estimated using PSO in [25] . Design of CMOS inverter having symmetrical waveform of output voltage with equal rise time (tr) and fall time (t f ) is investigated using PSO in [25, 26] . Design of CMOS inverter with equal delay times (t f , tr), and propagation delay times (t pHL , t pLH ) of output voltage using PSO is reported in [25, 27] .
In this paper, the optimal switching characteristics of CMOS inverter are explored using real code.gnetic algorithm (RGA) and CRPSO algorithm, independently. It has been realized that RGA is incompetent for local searching [28] in a multidimensional search space and also su ers from premature convergence and gets easily trapped to suboptimal solution [29] . Simulation results achieved from RGA and CRPSO algorithms are compared with those of the recently reported PSO based results [25, 26] to demonstrate the e ectiveness and superiority of the performance of CRPSO in achieving the near-global optimal solutions.
The rest of the paper is arranged as follows: In Section 2, the evolutionary techniques under consideration namely RGA, conventional PSO and CRPSO are discussed brie y. Switching characteristics of CMOS inverter are described in Section 3. In Section 4, the objective functions used in this paper are formulated and RGA, CRPSO based inverter design examples are discussed in detail. Discussion of results, validation of results by PSPICE simulator and comparison with PSO based reported results [25, 26] are given in Section 5. Finally, Section 6 concludes the paper.
Evolutionary algorithms employed . Real Coded Genetic Algorithm (RGA)
Standard Genetic Algorithm (also known as real coded GA) is a population-based, robust optimization method, based on the ideas of natural selection and evolution built upon the Darwin's "Survival of the Fittest" strategy [9] . Each generation consists of a population of character strings that are analogous to the chromosome. Each chromosome i.e.aluated by the cost function of the corresponding optimization problem. Each chromosome has a probability of selection and has to take part in the genetic operations such as crossover and mutation based upon the Roulette's wheel strategy to evolve to a global optimal or near-global optimal solution to the problem at hand. The details of RGA are given in [30] . The algorithmic steps of RGA for the problem under consideration are as follows:
Step 1: Initialize the real coded chromosome strings (ω) of n P (=10) population, each consisting of the number of parameters (dimension of the optimization problem (D=3)) need to be optimized. Each parameter has a maximum boundary and a minimum boundary and is randomly generated within this range. Maximum iteration/genetic cycles (=250 or 500 depending on the case study) is de ned. Mutation probability=0.003; Crossover ratio=0.8; Selection probability=1/3.
Step 2: Decoding of the strings and evaluation of cost error function (CF).
Step 3: Selection of elite strings in order of increasing cost function values from the minimum value.
Step 4: Copying the elite strings over the non-selected strings.
Step 5: Crossover and mutation to generate o springs.
Step 6: Genetic cycle updating.
Step 7: The genetic cycle stops when the termination criteria of maximum genetic cycles is satis ed. The grand minimum CF and its corresponding chromosome string or the desired solution are nally obtained.
. Particle Swarm Optimization (PSO)
PSO is a exible, robust population-based stochastic search/optimization technique with implicit parallelism, which can easily handle non-di erential objective functions, unlike traditional optimization methods. The details of PSO are given in [3] .
Mathematically, velocities of the particle vectors are modi ed according to the following equation:
i is the velocity of i th particle at k th iteration; w is the weighting function; C and C are the positive weighting factors; rand and rand are the random numbers between 0 and 1; S (k) i is the current position of i th particle vector at k th iteration; pbest (k) i is the personal best of i th particle vector at k th iteration; gbest (k) is the group best of the group at k th iteration. The searching point in the solution space may be modi ed by the following equation:
The rst term of (1) is the previous velocity of the particle vector. The second and third terms are used to change the velocity of the particle. Without the second and third terms, the particle will keep on " ying" in the same direction until it hits the boundary. Namely, it corresponds to a kind of inertia represented by the inertia constant, and tries to explore new areas.
. Craziness based Particle Swarm Optimization (CRPSO)
In order to get rid of the limitations of classical PSO [22, 23] already mentioned and because in birds' ocking or sh schooling, a bird or a sh often changes directions suddenly, conventional PSO is modi ed by introducing an entirely new velocity expression (3) associated with many random numbers and a "craziness velocity" having a prede ned probability of craziness. This modi ed PSO is termed as CRPSO.
The velocity in this case can be expressed as follows [3, 7] :
where r , r and r are the random parameters uniformly taken from the interval [0, 1] and sign(r ) is a function dened as:
= where r > . .
A craziness operator is introduced in the proposed technique to ensure that the particle would have a prede ned craziness probability to maintain the diversity of the particles. Consequently, before updating its position the velocity of the particle is crazed by,
where r is a random parameter which is chosen uniformly within the interval [0, 1]; ν craziness i is a random parameter which is uniformly chosen from the interval [ν min
and P(r ) and sign(r ) are de ned, respectively, as:
= when r > Pcr sign(r ) = − when r ≥ .
= when r < . ,
where is a prede ned probability of craziness. The details of CRPSO regarding the parameters used in [3] are given in [31, 32] . The updated searching point in the solution space is given by (2) .
The algorithmic steps of CRPSO algorithm as implemented for the problem under consideration are as follows:
Step 1: Initialization: Population (swarm size) of particle vectors, n P = ; dimension of the optimization problem, D=3; maximum iteration cycles; target error; xing algorithm's control parameters, C , C , Pcr,ν craziness ; de ne limits of design parameters; initialization of the velocities of all the particle vectors, ν initial = .
. Step 2: Generate initial particle vectors randomly within limits; computation of cost function (CF) for each particle vector.
Step 3: Computation of population based minimum cost function value and computation of the personal best solution vectors (hpbest), group best solution vector (hgbest).
Step 4: Updating the velocities as per (3) and (5); updating the particle vectors as per (2) and checking against the limits of the design parameters; nally, computation of the updated cost function values of the particle vectors and population based minimum cost function value.
Step 5: Updating the hpbest vectors, the hgbest vector; replace the updated particle vectors as initial particle vectors for step 4.
Step 6: Iteration continues from step 4 till the maximum iteration cycles is met; nally, hgbest is the vector, representing the optimal design parameters of CMOS inverter.
. Statistical comparison of accuracy between two algorithms
Two sample t-test is a hypothesis testing method for determining the statistical signi cance of the di erence between two independent samples of an equal sample size [33] . The t-test value will be positive if the second algorithm is better than the rst, and it is negative if it is poorer. The t-value is de ned as given in (8).
where α and α are the mean values of the rst and the second methods, respectively; σ and σ are the standard deviations of the rst and the second methods, respectively; and β is the value of the degree of freedom. When the t-value is higher than 1.645 (β = ), there is a signi cant di erence between the two algorithms with a 95% con dence level. The t-value is larger than 2.15 (degree of freedom = 49), which means that there is a signi cant difference between the two algorithms with a 98% con dence level. In all the Case studies considered in this work, RGA and CRPSO are considered as algorithm 1 and algorithm 2, respectively.
Switching characteristics of CMOS inverter
The operating speed of a digital system is determined by the switching characteristics of the logic gates used to build the system. As the inverter is the basic logic gate of any digital IC technology, the switching characteristics of the inverter are the fundamental parameters to characterize the technology. Therefore, the switching speed of the circuit must be approximated and optimized very early in the design phase to ensure circuit reliability and performance. Here, the optimal switching characteristics of CMOS inverter are investigated using RGA and the proposed CRPSO and also compared with those determined by conventional PSO as reported in [25, 26] . The schematic diagram of a CMOS inverter is shown in Figure 1 . Rise time (tr) and fall time (t f ) of the output voltage are shown in The switching operation of the CMOS inverter is analyzed to determine its fall time (t f ), rise time (tr) and propagation delay times (t pHL , t pLH ) It is presumed that a pulse waveform is applied to the input of the inverter. The fall time (t f ) is the time required for the output voltage to drop from V % level to V % level. Similarly, the rise time (tr) is de ned as the time required for the output voltage to rise from V % level to V % level. The propagation delay times t pHL and t pLH establish the input to output signal delays during high-to-low and low-to-high transitions of the output, respectively. The high-to-low propagation delay (t pHL ) is de ned as the time delay between the V % transition of the rising input voltage and V % transition of the falling output voltage. Similarly, the low-to-high propagation delay (t pLH ) is the time delay between the V % transition of the falling input voltage and V % transition of the rising output voltage.
To compute fall time (t f ) of the output voltage, output load capacitance (C L ) should be discharged through the active NMOS transistor, considering PMOS transistor is in cut-o region. The fall time is given as follows [34] :
To calculate rise time (tr) of the output voltage, output load capacitance (C L ) should be charged through the active PMOS transistor, considering NMOS transistor is in cut-o region. The rise time is given in (10) [34] .
Study of propagation delay times t pHL and t pLH involves discharging output load capacitance (C L ) through active NMOS transistor and charging the same C L through active PMOS transistor, respectively. To simplify the analysis and the derivation of delay expressions, the input voltage waveform is usually assumed to be an ideal step pulse with zero rise and fall times. Under this consideration, t pHL becomes the time required for the output voltage to fall from V OH to the V % level, and t pLH becomes the time required for the output voltage to rise from V OL to the V % level. For the CMOS inverter, V OH =V DD and V OL =0 are considered. The propagation delay times are given as follows [35] :
Problem formulation
This paper describes three di erent case studies to characterize the CMOS inverter switching. In Case study-1, the fall time (t f ) of output voltage for the CMOS inverter i.e.plored. Case study-2 is for the design of CMOS inverter having symmetric waveform of output voltage with equal rise time (tr) and fall time (t f ). In Case study-3, the CMOS inverter is designed with improved symmetry for the output voltage with equal rise time (tr) and fall time (t f ) and equal highto-low propagation delay (t pHL ) and low-to-high propagation delay (t pLH ).
. Case study-1
In this case, the main objective is to estimate the fall time of output voltage of a CMOS inverter, as given in (9), with the least error value. During the design process, values of design parameters such as fall time (t f ), output load capacitance (C L ) and aspect ratio (W/L) of MOS structures (equal sized NMOS and PMOS) should be reserved in certain ranges. RGA and CRPSO algorithms are individually utilized to nd out the optimal solution set that consists of the exact values of t f , C L and (W/L) ratio of NMOS transistors within the given ranges. The cost/error function (CF) is de ned as:
The error tness function is given as
In order to obtain the exact values of the design parameters, CF is set to a value very close to zero. Equating CF to very closely zero means that the error is nearly equal to zero and t f is successfully estimated depending on the design parameters. Here, TSMC 0.25 micron fabrication technology parameters¹ used for this design are as follows: V DD =2.5 V, V tn =0.3655 V and µnC OX = 243.6 µA/V . All optimization programs were run in MATLAB 7.5 version on core (TM) 2 duo processor, 3.00 GHz with 2 GB RAM. The parameters of RGA and CRPSO are given in Table 1 . For both the RGA and CRPSO, the initial population matrix size for the particle vectors is × . Rows specify the number of particle vectors in the population and columns specify the dimensions of each particle vector, de ned as
So, the dimension of the optimization problem is 3. For CRPSO, the control parameters, C , C , C ν craziness are taken as 2, 2, 0.3, and 0.0001, respectively. The algorithms were run for 250 iterations i.e.ch trial run (total 50 trial runs) with all the design sets, individually and the best results are reported in Table 3 . In this case study, estimation of output voltage fall time (t f ) is performed for eight di erent ranges of design parameters (C L , (W /L)n) and design criterion (t f ). Speci ed ranges and RGA, CRPSO and PSO [25] based results are shown in Table 2 and Table 3, respectively.
. Case study-2
In order to achieve a symmetrical switching response, it i.e.pected to have equal rise time (tr) and fall time (t f ) of output voltage. Due to some second order e ects, a de nite error between tr and t f is always observed. In this case, the main aim is to estimate the design parameters which minimize the di erence between tr and t f . The design problem can be speci ed as follows: Minimize error cost function
The same TSMC 0.25 micron fabrication technology parameters¹ are also used. For both the RGA and CRPSO, the initial size of population matrix for the particle vectors is taken as × . The number of particles vectors in the population is de ned as rows and each column indicates the dimensions denoted as:
. So, the number of optimizing variables is 3. Design Set no. For CRPSO, the control parameters C , C , Pcr, ν craziness and are taken as 1.7, 1.7, 0.3, and 0.0001, respectively. The algorithms have been run for 250 iteration cycles in each trial run (total 50 trial runs) with all the design sets, individually and the best results are given in Table 5 . Delay limits and bounds of design parameters are shown in Table 4. RGA, CRPSO based results and PSO based reported [25, 26] results for each speci ed range are given in Table 5 .
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. Case study-3
In Case study-3, the main aim is to achieve a better symmetrical waveform of output voltage for the CMOS inverter, having equal tr and t f and equal t pHL and t pLH . RGA and CRPSO algorithms are individually and independently employed to obtain the optimal design parameters which minimize simultaneously the error between t f and tr and the error between propagation delay times (tpHL, t pLH ) of the output voltage. The design problem can be summarized as follows:
Minimize error cost function
(t pHL ) min ≤ t pHL ≤ (t pHL )max and
Fabrication technology parameters are the same as used in the previous case studies. The dimension of each particle vector is denoted as:
. So, the number of optimizing variables considered here is 3. For CRPSO, the values of C , C , Pcr and ν craziness are taken as 2, 2, 0.3, and 0.0001, respectively. Each algorithm was run with an upper bound of 500 iterations for 50 trial runs with all the design sets, individually and the best results are reported in Table 7 . Delay limits, bounds of design parameters and PSO based reported results are shown in Table 6. RGA and CRPSO based results are shown in Table 7 .
Summary of results and discussion
In this work, two evolutionary optimization algorithms called RGA and CRPSO are employed to achieve the nearglobal optimal solutions for the switching characteristics of CMOS inverter circuit. PSO based reported results [25, 26] have been taken for the sake of comparison. Three different design cases are considered. For all the case studies, eight di erent ranges of design parameters and design criteria are considered.
. Discussion on Case study-1 Table 3 shows CRPSO based t f values are the grand least as compared with RGA and the PSO [25] based t f values for all the design sets of Case study-1. RGA based t f values are more than PSO based t f values for all the design sets of Case study-1. Also the errors (CFs) achieved using the CRPSO algorithm for di erent design sets are the lowest as compared with those of the RGA based results. Thus, the proposed CRPSO has proven to be the best near-global optimizer in this case study. Figure 4 shows the plot of J versus iteration cycle for the seventh design set of Case study-1. For this seventh design set of Case study-1, RGA results in J = − . dB and execution time required by RGA is 3.767 s in 61 iteration cycles, whereas, CRPSO results in J = − . dB and execution time taken by CRPSO is 2.594 s in 51 iteration cycles. So, CRPSO proves to be better and faster than RGA. For the same design set, CRPSO yields optimal C L = .
pF and (W /L)n = . after nal convergence.
. Discussion on Case study-2 CRPSO based t f and tr values are the least as compared with RGA and PSO based results [25, 26] for all the design sets of Case study-2. RGA based t f and tr values are more than PSO based reported results for all the design sets of Case study-2. The CF values obtained using the CRPSO algorithm for di erent design sets are the lowest as com- pared with those of RGA based results. Thus, the proposed CRPSO has again proven to be the best near-global optimizer in this case study also. Table 5 shows all these results of Case sudy-2. Figure 5 shows the plot of J versus iteration cycle for the fourth design set of Case study-2. For this fourth design set of Case study-2, RGA yields J = − . dB with an execution time 3.871 s in 61 iteration cycles, whereas, CRPSO results in J = − . dB with an execution time =2.719 s in 45 iteration cycles. So, CRPSO is better and faster than RGA. For the same design set, CRPSO yieldsnal optimal convergent values of C L , W L n , as 0.3702 pF, 2.4674, and 13.4464, respectively.
. Discussion on Case study-3
As shown by Tables 6 and 7, CRPSO produces the grand best symmetric output waveforms with the least values of tr, t f , t pHL , t pLH for the CMOS inverter as compared with RGA and PSO [25] for all the design sets of Case study- 3. RGA based t f , tr and t pHL , t pLH values are more than PSO based reported results [25] for all the design sets of Case study-3. Also, the CF values obtained using the CRPSO algorithm for di erent design sets are the lowest compared with those of RGA based results. Thus, the proposed CRPSO proves to be the best near-global optimizer for this Case study-3. Figure 6 shows the plot of J versus iteration cycle for the eighth design set of Case study-3. For thi.e.ghth design set, RGA results in J = − . dB with an execution time = 4.691 s in 41 iteration cycles, whereas, CRPSO results in J = − . dB with an execution time as 3.313 s in 30 iteration cycles. Figure 7 shows the plot of C L versus iteration cycle for the eighth design set of CRPSO in Case study-3. For the rst six iteration cycles, C L remains same at 0.5094 pF. Then, C L increases slightly. At the 10th iteration cycle the value of C L changes to 2.0933 pF and remains the same up to 19th iteration cycle. After that, C L decreases slightly. At the 30th iteration cycle C L becomes 0.3483 pF and it remains xed up to 500 iteration cycles. 
tr ( Table 6 : Delay limits, design parameters bound and PSO [25] reported results for the Case study-3.
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RGA based result
CRPSO based result Figure 8 shows the plot of (W /L)n versus iteration cycle for the eighth design set of CRPSO in Case study-3. The value of (W /L)n is constant at 6.4684 for the rst six iteration cycles. Then a sharp fall of (W /L)n is noticed. From iteration cycle 10 to 19, (W /L)n remains xed at 7.2584. After that, a quick fall is observed. At the 30th iteration cycle, (W /L)n becomes 6.3391 and it remains constant up to 500 iteration cycles. Figure 9 shows the plot of (W /L)p versus iteration cycle for the eighth design set of CRPSO in Case study-3. For the rst six iteration cycles, (W /L)p is xed at 16.3384. Then (W /L)p is decreased. From iteration cycle 10 to 19, (W /L)p is constant at 36.6374. After that, a sharp fall is observed. At 30th iteration cycle, (W /L)p becomes 34.4840 and it is xed up to maximum iteration cycles. 
. Discussion on compartive t-values
The t-values between the best design sets of RGA and CRPSO for di erent Case studies are shown in Table 8 . The t-values of all the Case studies are larger than 2.15 (degree of freedom = 49), which means that there is a signi cant di erence between RGA and CRPSO with a 98% con dence level. Thus, from statistical analysis, it is clear that the CRPSO based optimization technique is a much better algorithm than RGA; CRPSO o ers more robust and promising results.
. Discussion on validation of results by PSPICE
To validate the results obtained through RGA and CRPSO optimizations, the inverters are redesigned using PSPICE for each design set considering the respective optimal values of output load capacitor and transistor dimensions as inputs. PSPICE based results are shown in Tables 9-14 , respectively. The dissimilarity between PSPICE based results and RGA/CRPSO based design results specially for Case studies 2 and 3 occur from the fact that PSPICE evaluates the rise time, fall time and propagation delay times using more complex circuit equation sets. Whereas, the delay expressions, used in RGA and CRPSO based designs are very simple and derived from the simple current-voltage relationships of long-channel transistors. So, the e ect of channel velocity saturation and small-geometry e ects of transistor are not considered. Thus, PSPICE based design result in greater delay times as compared with RGA and CRPSO based inverter designs.
Conclusion
In this work the evolutionary algorithms like real code.gnetic algorithm (RGA) and a highly modi ed version of PSO called craziness based particle swarm optimization (CRPSO) are utilized to achieve the optimal switching characteristics of CMOS inverter. RGA and CRPSO algorithms are executed, individually and independently, to three di erent inverter design cases with di erent ranges of design parameters. The PSO based reported results are also given. The proposed CRPSO algorithm has established its e ciency in nding the grand least errors for all the design cases. As compared to RGA based computed results and PSO based reported results, CRPSO yields the best symmetric output waveform of the designed CMOS inverter with equal rise time and fall time and equal propagation delay times. 
